
CY28442-2
..................... Document #: 38-07691 Rev. *B Page 18 of 19
Test and Measurement Set-up
For PCI Single-ended Signals and Reference
The following diagram shows the single-ended PCI outputs.
The following diagram shows the test load configuration for the differential CPU and SRC outputs.
0V
3.3V
2.4V
0.4V
1.5V
tDC
Tf
Tr
Output under Test
Probe
Load
Cap
30
pF
Figure 14. Single-ended PCI Lumped Load Configuration
CP U T
CP UC
M e a s ur em e n t
Po in t
2pF
IR E F
M e a s ur em e n t
Po in t
2pF
SR C T
S RCC
D iffer e n tial
DO T 9 6 T
DO T 9 6 C
96 _100 S S C C
96 _100 S S C T
Figure 15. 0.7V Differential Clock Load Configuration
2.4V
0.4V
3.3V
0V
T R
T F
1.5V
3.3V sig na l s
T DC
-
Figure 16. Single-ended Output Signals (for AC Parameters Measurement)